Standard / spec / SCALE-UP
CXL 4.0
Published cache-coherent interconnect specification for processors, memory expansion, and accelerators.
Not assessedCatalog entry
Assessment pending
Assessment pending
On the map.
Not yet reviewed.
This entry is part of the original landscape. We haven't gathered enough evidence to publish a readiness verdict, adoption assessment or maintenance review.
“Not assessed” does not mean experimental, inactive or unsuitable. Follow the official sources to evaluate it for your application.
How to contribute an assessmentScope & classification.
Published cache-coherent interconnect specification for processors, memory expansion, and accelerators.
MORE IN THIS SPACE
Explore alongside.
Related by catalog category.
Capabilities may differ.